Advanced Research in Electrical and Electronic Engineering
p-ISSN: 2349-5804; e-ISSN: 2349-5812 Volume 5, Issue 3, July-September, 2018, pp. 182-187

http://www.krishisanskriti.org/Publication.html

Adaline-Based Control of Self Supported DVR for Mitigation of Various Source Side Power Quality

Shubhendra Pratap Singh[1] and Abdul Hamid Bhat[2]

[1,2]National Institute of Technology, Srinagar
E-mail: [1]shub.pratap16@gmail.com, [2]bhatdee@nitsri.net

Abstract—*For shielding voltage sensitive loads from diverse power quality problems (Voltage harmonic distortion and voltage sag/swell) a wide variety of custom power devices are used. For the mitigation of above mentioned power quality issues. Dynamic voltage restorer is widely used custom power device. In this paper, a self-supported dynamic voltage restorer is discussed. The control methodology based on calculation of unit templates is used for dynamic voltage restorer. PLL-Less Adaline (Adaptive linear element) Artificial Neural Network is used to extract the fundamental component of load voltage and reference load voltage is obtained. The performance of this technique is better than the other existing techniques and it is very simple to implement, less complex and robust in nature. The simulation results for voltage harmonic distortion, balanced voltage sag/swell with harmonic distortion and unbalanced voltage sag/swell with harmonic distortion shows the viability of DVR controller.*

1. INTRODUCTION

A number of power quality problems such as voltage sag/swell, voltage unbalancing and voltage harmonic distortion are reported in literature [1-2] due to the extensive use of power electronics devices, integration of renewable power sources such as wind and solar in the micro-grid and occurrence of various types of faults on the distribution network. Many sensitive loads such as medical equipment, communication networks, semiconductor industries, computer loads etc are extremely sensitive towards the power quality problems. Thus the custom power devices for the betterment of above mentioned power quality problems are widely used. Basically three categories of custom power devices exist, which can be categorized on their respective functionality. For the mitigation of current quality problems, a shunt connected device called Distributed Static Synchronous Compensator (D-STATCOM) [3] is used, whereas a series connected device namely DVR [4] is used for the rectification of voltage quality problems. Further, in certain situations where mitigation of both current as well as voltage quality is required, unified power quality conditioner (UPQC) [5] is applied. DVR is connected between the load and supply via the injection transformer. It can protect the voltage sensitive loads by mitigating various power quality problems. There are many types of DVR topologies discussed in the literature [6]. Many types of voltage injection methods [7] are discussed. In [8-10], various types of control strategies are discussed for controlling of DVR. Some of the famous control strategies are Adaline based fundamental extraction, space vector modulation, energy optimized control and synchronous reference frame theory.

In this paper, for the controlling of DVR, control algorithm based on calculation of unit templates is used and fundamental of terminal voltage is extracted using PLL-Less adaline artificial neural network (ANN). Unit templates based extraction of unit voltage vectors is adopted to replace complex PLL block.

The schematic diagram of self-supported DVR is shown in Fig. 1. The main components of DVR are 3-Phase programmable voltage source, injection transformer, IGBT based VSC, ripple filter and DC link capacitance.



Figure 1: Schematic outline of self supported DVR

2. PROPOSED CONTROL ALGORITHM

Fig. 2 displays the fundamental block diagram of adopted control scheme. It is based on calculation of unit templates and adaline artificial neural network (ANN). Unit templates based

extraction of unit three phase voltage vectors for extracting the fundamental components of voltage is adopted to replace complex PLL block. In this algorithm two PI controllers are used, VSC DC link voltage is maintained constant by using first PI controller and another PI controller is utilized to regulate the load voltage. The error between the reference DC link voltage and actual DC link voltage is processed by the first PI controller. Output of this PI controller is multiplied with the in-phase unit voltage vectors to generate the in-phase component of reference load voltage. The error between the actual load voltage and reference load voltage is processed by the second PI controller. Output of this PI controller is multiplied with the quadrature unit voltage vectors to generate the quadrature component of reference load voltage and finally generating the gating pulses for the switching of IGBT based VSC.



Figure 2. Proposed control Algorithm

3. ESTIMATION OF AMPLITUDE OF LOAD VOLTAGE, AMPLITUDE OF LOAD CURRENT AND UNIT TEMPLATES

The amplitude of load voltage (V_{Lm}) can be calculated from the sensed three phase load voltages as,

$$V_{Lm} = \sqrt{\frac{2}{3}}(V_{La}^2 + V_{Lb}^2 + V_{Lc}^2) \quad (1)$$

The amplitude of load current (I_{Lm}) can be calculated from the sensed three phase load currents as,

$$I_{Lm} = \sqrt{\frac{2}{3}}(I_{La}^2 + I_{Lb}^2 + I_{Lc}^2) \quad (2)$$

The in-phase unit voltage vectors can be calculated as,

$$I_{La} = \sin\theta, I_{Lb} = \sin(\theta - \frac{2\pi}{3}), I_{Lc} = \sin(\theta - \frac{4\pi}{3}) \quad (3)$$

$$U_{sad} = \frac{I_{La}}{I_{Lm}}, U_{sbd} = \frac{I_{Lb}}{I_{Lm}}, U_{scd} = \frac{I_{Lc}}{I_{Lm}} \quad (4)$$

Moreover, the in-phase unit voltage vectors can be used to calculate the quadrature unit voltage vectors as,

$$U_{saq} = \frac{-U_{sbd} + U_{scd}}{\sqrt{3}}$$

$$U_{sbq} = \frac{3U_{sad} + U_{sbd} - U_{scd}}{2\sqrt{3}}$$

$$U_{scq} = \frac{-3U_{sad} + U_{sbd} - U_{scd}}{2\sqrt{3}} \quad (5)$$

4. ESTIMATION OF IN-PHASE COMPONENT OF REFERENCE LOAD VOLTAGE

The amplitude of sensed DC link (V_{dc}) voltage is compared with the reference DC link voltage (V_{dc}^*) at k^{th} sample of time to generate error signal as,

$$V_{e(k)} = V_{dc(k)}^* - V_{dc(k)} \quad (6)$$

To compensate this error signal ($V_{e(k)}$), a PI controller is used. The output of this PI controller gives the in-phase component $V_{cd(k)}$ at k^{th} sample of time.

So the in-phase component of reference load voltage can be calculated as,

$$V_{cad} = V_{cd} \times U_{sad}, V_{cbd} = V_{cd} \times U_{sbd},$$
$$V_{ccd} = V_{cd} \times U_{scd} \quad (7)$$

5. ESTIMATION OF QUADRATURE COMPONENT OF REFERENCE LOAD VOLTAGE

The amplitude of load terminal voltage (V_{Lm}) is estimated in eq (1). Now the estimated load terminal voltage (V_{Lm}) is compared with the reference value (V_{Lm}^*) to generate the error signal at k^{th} sample of time as,

$$V_{e(k)} = V_{Lm(k)}^* - V_{Lm(k)} \quad (8)$$

To compensate this error signal ($V_{e(k)}$), a PI controller is used. The output of this PI controller gives the quadrature component $V_{cq(k)}$ at k^{th} sample of time.

So the quadrature component of reference load voltage can be calculated as,

$$V_{caq} = V_{cq} \times U_{saq}, V_{cbq} = V_{cq} \times U_{sbq},$$
$$V_{ccq} = V_{cq} \times U_{scq} \quad (9)$$

6. EXTRACTION OF FUNDAMENTAL POSITIVE SEQUENCE COMPONENT OF TERMINAL VOLTAGE BY USING PLL-LESS ARTIFICIAL NEURAL NETWORK

ANN based on least mean square (LMS) is used for the extraction of balanced positive sequence fundamental

frequency component of terminal voltage (V_{ta1}, V_{tb1}, V_{tc1}). Basically in the ANN control algorithm as shown in Fig. 3, there is a need of the extraction of component vector in-phase with the unit vector templates. Terminal voltages (V_{ta}, V_{tb}, V_{tc}) are utilized to generate unit vector templates (U_{pa}, $U_{pb,}$ U_{pc}). Many authors use the complex PLL block to generate the unit vector templates. But in this work basic unit templates theory is used to generate the in-phase unit vector templates. The positive sequence voltage is extracted from the sensed terminal voltage to avoid the effect of voltage imbalance and harmonics as,

$$\begin{bmatrix} V_{Pa} \\ V_{Pb} \\ V_{Pc} \end{bmatrix} = \frac{1}{3}\begin{bmatrix} 1 & a^2 & a \\ a & 1 & a^2 \\ a^2 & a & 1 \end{bmatrix}\begin{bmatrix} V_{ta} \\ V_{tb} \\ V_{tc} \end{bmatrix} \quad (10)$$

Where, a = $1 \angle 120^0$ and $a^2 = 1 \angle 240^0$

Amplitude of terminal voltage and in-phase unit vectors are calculated as,

$$V_t = \sqrt{\frac{2}{3}}(V_{pa}^2 + V_{pb}^2 + V_{pc}^2) \quad (11)$$

$$U_{pa} = \frac{V_{pa}}{V_t}, U_{pb} = \frac{V_{pb}}{V_t}, U_{pc} = \frac{V_{pc}}{V_t} \quad (12)$$

These in-phase unit vectors are used to synchronize the obtained weights (W_{pa}, W_{pb}, W_{pc}) with the phase of supply voltage to obtain the error signals ($e_{a(n)}$, $e_{b(n)}$, $e_{c(n)}$). Estimation of weights for each weights is calculated as,

$$W_{pa(n+1)} = W_{p(n)} + e_{a(n)}U_{pa(n)} \quad (13)$$

$$W_{pb(n+1)} = W_{p(n)} + e_{b(n)}U_{pb(n)} \quad (14)$$

$$W_{pc(n+1)} = W_{p(n)} + e_{c(n)}U_{pc(n)} \quad (15)$$

Where,

$$e_{a(n)} = \mu[V_{ta(n)} - W_{p(n)}U_{pa(n)}] \quad (16)$$

$$e_{b(n)} = \mu[V_{tb(n)} - W_{p(n)}U_{pb(n)}] \quad (17)$$

$$e_{c(n)} = \mu[V_{tc(n)} - W_{p(n)}U_{pc(n)}] \quad (18)$$

where, μ is the convergence factor or the adaptive constant. It decides the convergence speed as well as accuracy of estimation. The value of μ lies between 0 to 1 but in this application μ is taken to be 0.2. The average weight is calculated as,

$$W_p = \frac{W_{pa} + W_{pb} + W_{pc}}{3} \quad (19)$$

Finally fundamental of terminal voltage of each phase can be calculated as,

$$V_{ta1} = W_p * U_{pa} \quad (20)$$

$$V_{tb1} = W_p * U_{pb} \quad (21)$$

$$V_{tc1} = W_p * U_{pc} \quad (22)$$

7. ESTIMATION OF REFERENCE LOAD VOLTAGES

The reference load voltage can be calculated by using in-phase component and quadrature component of reference load voltage and positive sequence component of terminal voltage as,

$$V_{La}^* = V_{caq} - V_{cad} + V_{ta1} \quad (23)$$

$$V_{Lb}^* = V_{cbq} - V_{cbd} + V_{tb1} \quad (24)$$

$$V_{Lc}^* = V_{ccq} - V_{ccd} + V_{tc1} \quad (25)$$

8. GENERATION OF CONTROL PULSES USING PWM CONTROLLER

The error voltage signal is generated from the difference between the reference load voltage ($V_{La}^*, V_{Lb}^*, V_{Lc}^*$) and sensed load voltage (V_{La}, V_{Lb}, V_{Lc}). This error signal is passed through the pulse width modulation (PWM) controller to generate the gating signals of IGBT's of voltage source converter (VSC) of DVR.



Figure 3. ANN based Control Algorithm

9. PERFORMANCE INVESTIGATION

The DVR system is modeled, designed and simulated by using MATLAB/Simulink & SimPowerSystems environment. All the system parameters are given in Appendix. The reference load voltages for VSC of DVR are generated from sensed load voltage (V_{La}, V_{Lb}, V_{Lc}), sensed source terminal voltage (V_{ta}, V_{tb}, V_{tc}) and load current (I_{La}, I_{Lb}, I_{Lc}). Performance of the designed system is evaluated for distinct power quality issues at source side like voltage harmonics distortion and balanced as well as unbalanced voltage sag/swell with harmonics distortion.

10. PERFORMANCE UNDER VOLTAGE HARMONIC DISTORTION

5th (20%) and 7th (14%) harmonics distortion is inserted in the supply voltage by the programmable voltage source in all the three phases. DVR injects proper amount of compensation voltage to regulate the load voltage and make it sinusoidal in nature. Source terminal voltage (V_t), DVR injected voltage (V_{inj}), load voltage(V_L), source current (I_s), ANN based extraction of fundamental voltage (V_{t1}), DC bus voltage (V_{dc}) and amplitude of source and load voltage (V_{tm}, V_{lm}) are depicted in Fig. 4. The total harmonic distortion (THD) is 26.91% in the supply voltage. THD in load voltage is only 1.09% and only 0.22% in the source current after the excellent performance by DVR.





Figure 4. Waveforms under voltage harmonic distortion (a) Source terminal voltage V_t (b) injected voltage V_{inj} (c) Load voltage V_L (d) Source current I_s (e) ANN based extraction of fundamental voltage (V_{t1}) (f) DC bus voltage (V_{dc}) (g) Amplitude of source and load voltage (V_{tm}, V_{lm})

11. PERFORMANCE UNDER BALANCED VOLTAGE SAG/SWELL WITH HARMONIC DISTORTION

Balanced voltage sag (15% of phase voltage) is introduced in the system at 0.3s and balanced voltage swell (15% of phase voltage) is introduced in the system at 0.5s for the duration of 5 cycles and also the 5th (20%) as well as 7th (14%) harmonics distortion is inserted in the supply voltage by the programmable voltage source in all the three phases. At the time of any disturbance (Voltage sag/swell with harmonic distortion), DVR will use the reactive power to maintain the load voltage constant and sinusoidal in nature. Source terminal voltage (V_t), DVR injected voltage (V_{inj}), load voltage(V_L), source current (I_s), ANN based extraction of fundamental voltage (V_{t1}), DC bus voltage (V_{dc}) and amplitude of source and load voltage (V_{tm}, V_{lm}) are depicted in Fig. 5. The total harmonic distortion (THD) is 30.61% in the supply voltage. THD in load voltage is only 1.39% and only 0.46% in the source current after the excellent performance by DVR.





Figure 5. Waveforms during balanced voltage sag/swell with harmonic distortion (a) Source terminal voltage V_t (b) injected voltage V_{inj} (c) Load voltage V_L (d) Source current I_s (e) ANN based extraction of fundamental voltage (V_{t1}) (f) DC bus voltage (V_{dc}) (g) Amplitude of source and load voltage (V_{tm}, V_{lm})

12. PERFORMANCE UNDER UNBALANCED VOLTAGE SAG/SWELL WITH HARMONIC DISTORTION

An unbalanced voltage sag (15% sag in phase A and 20% sag in phase B) is introduced in the system at 0.3s and unbalanced voltage swell (15% swell in phase A and 20% swell in phase B) is introduced in the system at 0.5s for the duration of 5 cycles and also the 5th (20%) as well as 7th (14%) harmonics distortion is inserted in the supply voltage by the programmable voltage source in all the three phases. At the time of any disturbance (unbalanced voltage sag/swell with harmonic distortion), DVR will use the reactive power to maintain the load voltage constant and sinusoidal in nature. Source terminal voltage (V_t), DVR injected voltage (V_{inj}), load voltage(V_L), source current (I_s), ANN based extraction of fundamental voltage (V_{t1}), DC bus voltage (V_{dc}) and amplitude of source and load voltage (V_{tm}, V_{lm}) are depicted in Fig 6. The total harmonic distortion (THD) is 30.86% in the supply voltage. THD in load voltage is only 1.68% and only 0.94% in the source current after the excellent performance by DVR.



Figure 6. Waveforms during unbalanced voltage sag/swell with harmonic distortion (a) Source terminal voltage V_t (b) injected voltage V_{inj} (c) Load voltage V_L (d) Source current I_s (e) ANN based extraction of fundamental voltage (V_{t1}) (f) DC bus voltage (V_{dc}) (g) Amplitude of source and load voltage (V_{tm}, V_{lm})

13. CONCLUSION

A control scheme based on PLL-Less adaline artificial neural network (ANN) is proposed in this paper. The proposed controller is capable to mitigating most types of power quality problems at source side i.e. voltage harmonic distortion and balanced as well as unbalanced voltage sag/swell with harmonic distortion. The fundamental component of terminal voltage is extracted using PLL-Less adaline based artificial neural network. Basic unit templates theory is used to replace complex PLL block which makes the system less complex. The performance of DVR is found suitable to address various

power quality problems encountered by critical loads in power system.

REFERENCES

[1] IEEE 100, The Authoritative Dictionary of IEEE Standard Terms, seventh edition, 2000, p. 234.

[2] Bollen, M.H.J., "*Understanding power quality problems-voltage sags and interruptions"*, In: IEEE Press, 2000.

[3] Rana, A. J., Vasoya, C. K., Pandya, M. H., and Saradva, P. M., "Application of Unit Template Algorithm for voltage sag mitigation in distribution line using D-STATCOM," *2016 International Conference on Energy Efficient Technologies for Sustainability (ICEETS)*, Nagercoil, 2016, pp. 756-761.

[4] Kanjiya, P., Singh, B., Chandra, A. and Al-Haddad, K., "SRF Theory Revisited" to Control Self-Supported Dynamic Voltage Restorer (DVR) for Unbalanced and Nonlinear Loads," in *IEEE Transactions on Industry Applications*, vol. 49, no. 5, pp. 2330-2340, Sept.-Oct. 2013.

[5] Kumar, A., Bhat, A.H., Singh, S.P., "Performance evaluation of fuzzy logic controlled voltage source inverter based unified power quality conditioner for mitigation of voltage and current harmonics," *in International Conference on Advances in Computing, Communications and Informatics (ICACCI)*, Jaipur, 2016, pp. 1799-1804.

[6] Nielsen, J. G., and Blaabjerg, F., "A detailed comparison of system topologies for dynamic voltage restorers," in *IEEE Transactions on Industry Applications*, vol. 41, no. 5, pp. 1272-1280, Sept.-Oct. 2005.

[7] Jayaprakash, P., Singh, B., Kothari, D. P., Chandra, A., and Al-Haddad, K., "Control of Reduced-Rating Dynamic Voltage Restorer With a Battery Energy Storage System," in *IEEE Transactions on Industry Applications*, vol. 50, no. 2, pp. 1295-1303, March-April 2014.

[8] Singh, B., Jayaprakash, P., and Kothari, D.P., "Adaline Based Control of Capacitor Supported DVR for Distribution Systems," in *Journal of Power Electronics*, Vol. 9, No. 3, May 2009.

[9] Bajpai, R. S., and Gupta, R., "Series compensation to mitigate harmonics and voltage sags/swells in distributed generation based on symmetrical components estimation," *2011 IEEE International Symposium on Industrial Electronics*, Gdansk, 2011, pp. 1639-1644.

[10] Omar, R., and Rahim, N. A., "Implementation and control of a dynamic voltage restorer using Space Vector Pulse Width Modulation (SVPWM) for voltage sag mitigation," *2009 International Conference for Technical Postgraduates (TECHPOS)*, Kuala Lumpur, 2009, pp. 1-6

Appendix

System Parameters	**Data**
Line Voltage	415V, 50 Hz
Line impedance	Rs = 0.01Ω, Ls = 3.5mH
DC link voltage	VDC= 300V
DC link Capacitance	CDC= 4700 µF
Ripple Filter	Cr = 52 µF, Rr = 2Ω
AC Side Inductance	Lr = 2mH
Injection Transformer	10 KVA, 200V/300V
PWM switching frequency	fs = 10 kHz
Load	0.8pf lagging, 10KVA